Login
Lost password ?
Create account
Main menu
Welcome
Registration
News
Author's Corner
▼
Power Point Slide Presentation
Poster Presentation
Final Submission
Deadlines
Abstract Submission
Technical Programme
Scope of Papers
Program
Keynote Speeches
Invited Talks
Tutorials
Workshops
▼
Schedule
Workshops
Mini-Workshops on advanced tools and techniques
Round table on OEMs for components providers
Student Research Speed dating
Exhibition
Sponsoring
Committees
▼
Steering Committee
Organization Committee
Technical Program
Event Committee
Visit Toulouse
Volunteering
Accommodation
Conference Venue
ESREF History
ESREF Awards
Lab & Industry Tour
▼
ITEC-Lab
LAAS
TRAD Industry Tour
Freescale Discovery Lab
Sister Conferences
HELP
@ Contact
Planning
Mon. 05
Tue. 06
Wed. 07
Thu. 08
Fri. 09
List
‹
Thursday, October 8, 2015
›
08:00
09:00
10:00
11:00
12:00
13:00
14:00
15:00
16:00
17:00
18:00
›8:00 (40min)
Invited Paper : Destruction Failure Analysis and International Reliability Test Standard for Power Devices
Takashi SETOYA, Toshiba Corp (Japan)
8:00 - 8:40 (40min)
Invited Paper : Destruction Failure Analysis and International Reliability Test Standard for Power Devices
Takashi SETOYA, Toshiba Corp (Japan)
›8:00 (1h20)
European FIB User Group (EFUG)
8:00 - 9:20 (1h20)
European FIB User Group (EFUG)
›8:00 (2h)
Quality and Reliability Assessment – Techniques and Methods for Devices and Systems
8:00 - 10:00 (2h)
Quality and Reliability Assessment – Techniques and Methods for Devices and Systems
›8:40 (1h40)
Power Devices Smart-power devices, IGBT, thyristors, High voltage devices, Thermal management
8:40 - 10:20 (1h40)
Power Devices Smart-power devices, IGBT, thyristors, High voltage devices, Thermal management
›9:20 (40min)
Invited Paper : Plasma FIB development for 3D IC structures investigations and X-ray tomography sample preparation
Guillaume AUDOIT, CEA-LETI (France)
9:20 - 10:00 (40min)
Invited Paper : Plasma FIB development for 3D IC structures investigations and X-ray tomography sample preparation
Guillaume AUDOIT, CEA-LETI (France)
›10:20 (40min)
Author's corner & Coffee break
10:20 - 11:00 (40min)
Author's corner & Coffee break
›11:00 (1h40)
Tutorial : Integrated Vehicle Health Management (IVHM) for Aircraft Electronics/Power Electronics
Suresh PERINPANAYAGAM, Cranfield University, Integrated Vehicle Health Management (IVHM) Centre
11:00 - 12:40 (1h40)
Tutorial : Integrated Vehicle Health Management (IVHM) for Aircraft Electronics/Power Electronics
Suresh PERINPANAYAGAM, Cranfield University, Integrated Vehicle Health Management (IVHM) Centre
›11:00 (1h40)
Power Devices Smart-power devices, IGBT, thyristors, High voltage devices, Thermal management
11:00 - 12:40 (1h40)
Power Devices Smart-power devices, IGBT, thyristors, High voltage devices, Thermal management
›11:00 (1h40)
Workshop : EFUG
11:00 - 12:40 (1h40)
Workshop : EFUG
›12:40 (20min)
Buffet & Author's Corner
12:40 - 13:00 (20min)
Buffet & Author's Corner
›13:00 (2h20)
Buffet & Posters
13:00 - 15:20 (2h20)
Buffet & Posters
›13:00 (2h20)
Power Devices Smart-power devices, IGBT, thyristors, High voltage devices, Thermal management
Poster session
13:00 - 15:20 (2h20)
Power Devices Smart-power devices, IGBT, thyristors, High voltage devices, Thermal management
Poster session
›13:00 (2h20)
European FIB User Group (EFUG)
Poster session
13:00 - 15:20 (2h20)
European FIB User Group (EFUG)
Poster session
›13:00 (2h20)
Quality and Reliability Assessment – Techniques and Methods for Devices and Systems
Poster session
13:00 - 15:20 (2h20)
Quality and Reliability Assessment – Techniques and Methods for Devices and Systems
Poster session
›15:20 (40min)
Invited Paper : Modelling the impact of refinishing processes on COTS components for use in aerospace applications
Christopher Bailey, University of Greenwich
15:20 - 16:00 (40min)
Invited Paper : Modelling the impact of refinishing processes on COTS components for use in aerospace applications
Christopher Bailey, University of Greenwich
›15:20 (2h20)
Si Technologies & Nanoelectronics: Low K, Cu Interconnects
15:20 - 17:40 (2h20)
Si Technologies & Nanoelectronics: Low K, Cu Interconnects
›15:20 (2h20)
Workshop : EFUG
15:20 - 17:40 (2h20)
Workshop : EFUG
›16:00 (1h40)
Quality and Reliability Assessment – Techniques and Methods for Devices and Systems
16:00 - 17:40 (1h40)
Quality and Reliability Assessment – Techniques and Methods for Devices and Systems
›17:40 (40min)
Closing Ceremony
17:40 - 18:20 (40min)
Closing Ceremony
Session
Speech
Logistics
Break
Tour
Online user:
1
RSS Feed
Loading...